VESA LocalBus (VLB)
Category: Main page » Computer

VESA LocalBus (VLB)

pinout

VLB=VESA Local Bus. VESA=Video Electronics Standards Association.

58 pin EDGE male
58 pin EDGE male connector  at the card

The VESA Local Bus is a local bus defined by the Video Electronics Standards Association, mostly used in personal computers based on the Intel 80486 CPU. VESA Local Bus worked alongside the ISA bus; it acted as a high-speed conduit for memory-mapped I/O and DMA, while the ISA bus handled interrupts and port-mapped I/O.

The VESA Local Bus was designed as a stop-gap solution to the problem of the ISA bus"s limited bandwidth. VESA had several flaws that served to limit its useful life substantially: 80486 dependence. The VESA Local Bus relied heavily on the 80486"s memory bus design. When the Pentium processor started to gain mass acceptance, circa 1995, there were major differences in its bus design, and the VESA bus was not easily adaptable. This also made moving the bus to non-Intel architectures nearly impossible. Few Pentium motherboards with VESA slots were ever made. Limited number of slots available. Most PCs that used VESA Local Bus had only one or two slots available, as opposed to 5 or 6 ISA slots. This was because, as a direct branch of the 80486 memory bus, the VESA Local Bus didn"t have the electrical ability to drive more than 1 or 2 (or 3 at the most) cards at a time.

Despite these problems, the VESA Local Bus was very commonplace on 486 motherboards. Probably a majority of 486-based systems had a VESA Local Bus video card, although early 486 systems never had VESA slots, as VESA debuted years after the introduction of the 486 processor.

Pin Name Description
A1D1Data 1
A2D3Data 3
A3GNDGround
A4D5Data 5
A5D7Data 7
A6D9Data 9
A7D11Data 11
A8D13Data 13
A9D15Data 15
A10GNDGround
A11D17Data 17
A12Vcc+5 VDC
A13D19Data 19
A14D21Data 21
A15D23Data 23
A16D25Data 25
A17GNDGround
A18D27Data 27
A19D29Data 2
A20D31Data 31
A21A30Address 30
A22A28Address 28
A23A26Address 26
A24GNDGround
A25A24Address 24
A26A22Address 22
A27VCC+5 VDC
A28A20Address 20
A29A18Address 18
A30A16Address 16
A31A14Address 14
A32A12Address 12
A33A10Address 10
A34A8Address 8
A35GNDGround
A36A6Address 6
A37A4Address 4
A38WBACK#Write Back
A39BE0#Byte Enable 0
A40VCC+5 VDC
A41BE1#Byte Enable 1
A42BE2#Byte Enable 2
A43GNDGround
A44BE3#Byte Enable 3
A45ADS#Address Strobe
A48LRDY#Local Ready
A49LDEVLocal Device
A50LREQLocal Request
A51GNDGround
A52LGNTLocal Grant
A53VCC+5 VDC
A54ID2Identification 2
A55ID3Identification 3
A56ID4Identification 4
A57LKEN#
A58LEADS#Local Enable Address Strobe
B1D0Data 0
B2D2Data 2
B3D4Data 4
B4D6Data 6
B5D8Data 8
B6GNDGround
B7D10Data 10
B8D12Data 12
B9VCC+5 VDC
B10D14Data 14
B11D16Data 16
B12D18Data 18
B13D20Data 20
B14GNDGround
B15D22Data 22
B16D24Data 24
B17D26Data 26
B18D28Data 28
B19D30Data 30
B20VCC+5 VDC
B21A31Address 31
B22GNDGround
B23A29Address 29
B24A27Address 27
B25A25Address 25
B26A23Address 23
B27A21Address 21
B28A19Address 19
B29GNDGround
B30A17Address 17
B31A15Address 15
B32VCC+5 VDC
B33A13Address 13
B34A11Address 11
B35A9Address 9
B36A7Address 7
B37A5Address 5
B38GNDGround
B39A3Address 3
B40A2Address 2
B41n/cNot connected
B42RESET#Reset
B43DC#Data/Command
B44M/IO#Memory/IO
B45W/R#Write/Read
B48RDYRTN#Ready Return
B49GNDGround
B50IRQ9Interrupt 9
B51BRDY#Burst Ready
B52BLAST#Burst Last
B53ID0Identification 0
B54ID1Identification 1
B55GNDGround
B56LCLKLocal Clock
B57VCC+5 VDC
B58LBS16#Local Bus Size 16

This section is currently based solely on the work by Mark Sokos.

This file is intended to provide a basic functional overview of the Vesa Local Bus, so that hobbyists and amateurs can design their own VLB compatible cards.

It is not intended to provide complete coverage of the VLB standard.

VLB Connectors are usually inline with ISA connectors, so that adapter cards may use both. However, the VLB is separate, and does not need to connect to the ISA portion of the bus.

The 64 bit expansion of the bus (optional) does not add additional pins or connectors. Instead, it multiplexes the existing pins. The 32 bit VLB bus does not use the 64 bit signals shown in the above pinouts.

Signal Descriptions

A2-A31

Address Bus

ADS

Address Strobe

BE0-BE3

Byte Enable. Indicates that the 8 data lines corresponding to each signal will deliver valid data.

BLAST

Burst Last. Indicates a VLB Burst Cycle, which will complete with *BRDY. The VLB Burst cycle consists of an address phase followed by four data phases.

BRDY

Burst Ready. Indicates the end of the current burst transfer.

D0-D31

Data Bus. Valid bytes are indicated by *BE(x) signals.

D/C

Data/Command. Used with M/IO and W/R to indicate the type of cycle.

M/IO D/C W/R
000INTA sequence
001Halt/Special (486)
010I/O Read
011I/O Write
100Instruction Fetch
101Halt/Shutdown (386)
110Memory Read
111Memory Write

ID0-ID4

Identification Signals.

ID0 ID1 ID4 CPU Bus Width Burst
000(res)
001(res)
01048616/32Burst Possible
01148616/32Read Burst
10038616/32None
10138616/32None
110(res)
11148616/32/64Read/Write Burst

ID2 Indicates wait:0 = 1 wait cycle (min)
1 = no wait
ID3 Indicates bus speed:0 = greater than 33.3 MHz
1 = less than 33.3 MHz

IRQ9

Interrupt Request. Connected to IRQ9 on ISA bus. This allows standalone VLB adapters (not connected to ISA portion of the bus) to have one IRQ.

LEADS

Local Enable Address Strobe. Set low by VLB master (not CPU). Also used for cache invalidation signal.

LBS16

Local Bus Size 16. Used by slave device to indicate that it has a transfer width of only 16 bits.

LCLK

Local Clock. Runs at the same frequency as the cpu, up to 50 MHz. 66 MHz is allowed for on-board devices.

LDEV

Local Device: When appropriate address and M/IO signals are present on the bus, the VLB device must pull this line low to indicate that it is a VLB device. The VLB controller will then use the VLB bus for the transfer.

LRDY

Local Ready. Indicates that the VLB device has completed the cycle. This signal is only used for single cycle transfers. *BRDY is used for burst transfers.

LGNT

Local Grant. Indicates that an *LREQ signal has been granted, and control is being transferred to the new VLB master.

LREQ

Local Request. Used by VLB Master to gain control of the bus.

M/IO

Memory/IO. See D/C for signal description.

RDYRTN

Ready Return. Indicates VLB cycle has been completed. May precede LRDY by one cycle.

RESET

Reset. Resets all VLB devices.

WBACK

Write Back.

64-bit Expansion Signals

ACK64

Acknowledge 64 bit transfer. Indicates that the device can perform the requested 64 bit transfer cycle.

BE4-BE7

Byte Enable. Indicates which bytes are valid (similar to BE0-BE3).

D32-D63

Upper 32 bits of data bus. Multiplexed with address bus.

LBS64

Local Bus Size 64 bits. Used by VLB Master to indicate that it desires a 64 bit transfer.

W/R

Write/Read. See D/C for signal description.

64 Bit Data Transfer Timing Diagram:

             Address         Data
             Phase           Phase
             _______         _______         _______
LCLK     ___|       |_______|       |_______|       |_______

         ____         ______________________________________
*ADS         |_______|

              _______________  _______________
A2-A31   ----<_______________><_______________>-------------
D34-D63         Address          Data D34-D63

              _______________  _______________
D/C      ----<_______________><_______________>-------------
M/IO, W/R      M/IO, W/R         Data D32-33

         _____                 _____________________________
*LDEV         |_______________|

         _____                 _____________________________
*LBS64        |_______________|


         ______                _____________________________
*ACK64         |______________|

                               _______________
D0-D31    --------------------<_______________>-------------

          _____________________                _____________
LRDY                           |______________|

Source:www.pinouts.ru


This page no comment. You can be the first.

Your name:
Your Email:

Comment:
Type the characters: *
captcha
Refresh